

Midterm Exam ECE 448
Spring 2019
Wednesday, March 6
15 points


Instructions:

Zip all your deliverables into an archive <last_name>.zip and submit it through Blackboard no later than Wednesday, March 6, 10:00 PM EST.

The EXAM cipher implementation is specified below using its

- Top-level circuit interface
- Interface with the division into the Datapath and Controller
- Table of input/output ports
- Pseudocode
- Block diagram of the Datapath
- ASM chart of the Controller.

Top-level circuit interface



Interface with the division into the Datapath and Controller




Table of input/output ports

Port	Width	Meaning
clk	1	System Clock
reset	1	System reset – clears all internal registers. Active high.
M	2w	Message block
write_M	1	Synchronous write control signal for the message block M. After the block M is written to the EXAM unit, the encryption of M starts automatically
C	2w	Ciphertext block = Encrypted block M.
done	1	Asserted when ciphertext is ready and available at the output.

Pseudocode

The EXAM cipher is defined below:

An input message block M has $2 \cdot w$ bits (where w is a parameter of the cipher).

The corresponding ciphertext block (i.e., encrypted message block) has also $2 \cdot w$ bits.

In order to encrypt a message block M , the algorithm performs the following operations:

Split M into two equal parts V_0 , V_1 , each of the size of w bits

SUM = 0

for $j = 1$ to r do

{

$W_{00} = ((V_1 \ll 4) \text{ xor } (V_1 \gg 5)) + V_1$

$W_{01} = \text{SUM} + \text{KEY}[\text{SUM} \bmod 4]$

$T_0 = W_{00} \text{ xor } W_{01}$

$V_0' = V_0 + T_0$

$\text{SUM}' = \text{SUM} + \text{DELTA}$

$W_{10} = ((V_0' \ll 4) \text{ xor } (V_0' \gg 5)) + V_0'$

$W_{11} = \text{SUM}' + \text{KEY}[(\text{SUM}' \gg 6) \bmod 4]$

$T_1 = W_{10} \text{ xor } W_{11}$

$V_1' = V_1 + T_1$

$\text{SUM} = \text{SUM}'$

$V_0 = V_0'$

$V_1 = V_1'$

}

$C = V_0 \parallel V_1$

Notation:

$V_0, V_1, V_0', V_1', W_{00}, W_{01}, W_{10}, W_{11}, T_0, T_1, \text{SUM}, \text{SUM}'$: w -bit variables

DELTA: a w -bit constant

$K[0], K[1], K[2], K[3]$: a set of 4 round keys; each round key is a w -bit constant

xor : an XOR of two w -bit words

+ : unsigned addition mod 2^w

$A \ll k$: logic shift left by k positions

$A \gg k$: logic shift right by k positions


$A \parallel B$ = concatenation of A and B .

Please note that the algorithm has two parameters:


- r = number of rounds (e.g., 4)
- w = word size (always a power of 2, e.g., $w = 2^3 = 8$)

These parameters should be treated as generics.

Block diagram of Datapath




ASM Chart



Tasks:

Perform the following tasks:

1. Write a synthesizable VHDL code representing the circuit.
2. Write a testbench verifying the operation of your circuit for the following values of parameters and round keys:
w=8, r=4, DELTA = 0x67, KEY[0]=0x89, KEY[1]=0xAB, KEY[2]=0xCD, KEY[3]=0xEF.
Assume that the message M is equal to M=0x2345.
Debug your circuit by comparing its operation with the enclosed timing waveforms.
3. Perform functional simulation of your circuit and use it to debug your VHDL code. Take a printout of the waveform showing the entire operation.
4. Synthesize your circuit.
5. Implement your circuit using
 - a. FPGA family: Artix-7
 - b. Part name: XC7A35TCPG236-1
 - c. Speed Grade: -1
6. Run the static timing analysis of your circuit. Determine the minimum clock period and the maximum clock frequency.
7. Based on the implementation reports, determine the number of CLB slices, LUTs, flip-flops, and pins used by the circuit.
8. Perform the timing simulation of your circuit at the maximum clock frequency returned by the static timing analysis. Take a printout of the waveform showing the entire operation.

**Deliverables:**

1. VHDL code of your entire circuit.
2. VHDL code of your testbench.
3. Timing waveforms from the functional and timing simulations demonstrating the correct operation of your circuit.
4. FPGA resource utilization (as defined in Task 7 above).
5. Minimum clock period and maximum clock frequency of your circuit.