




























Testbench signals

-  din[3:0]
-  zin[7:0]
-  clk
-  rst
-  state
-  init
-  en
-  cnz
-  en_cnt
-  count[2:0]
-  quotient_expected[3:0]
-  quotient_actual[3:0]
-  remainder_expected[3:0]
-  remainder_actual[3:0]

UUT signals

-  UUT signals
-  qi
-  cin
-  cout
-  en
-  en_cnt
-  count[2:0]
-  s[6:0]
-  d[3:0]
-  d_oc[3:0]
-  z[7:0]
-  mux_o[7:0]
-  sel_mux[1:0]

