

# ECE 448

## Lecture 12

### Modeling of Circuits with Regular Structure

# Required reading

---


- P. Chu, *FPGA Prototyping by VHDL Examples*  
***Chapter 3.6, Replicated Structure***

---

# Example 1

# Example 1: Block Diagram

---



# PARITY: Entity Declaration


---

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY parity IS
    PORT(
        parity_in   : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
        parity_out  : OUT STD_LOGIC
    );
END parity;
```

# PARITY: Block Diagram

---



# PARITY: Architecture (1)

---

ARCHITECTURE parity\_dataflow OF parity IS

SIGNAL xor\_out: std\_logic\_vector (6 downto 1);

BEGIN

```
xor_out(1) <= parity_in(0) XOR parity_in(1);  
xor_out(2) <= xor_out(1) XOR parity_in(2);  
xor_out(3) <= xor_out(2) XOR parity_in(3);  
xor_out(4) <= xor_out(3) XOR parity_in(4);  
xor_out(5) <= xor_out(4) XOR parity_in(5);  
xor_out(6) <= xor_out(5) XOR parity_in(6);  
parity_out <= xor_out(6) XOR parity_in(7);
```

END parity\_dataflow;

---

# PARITY: Architecture (2)

---

```
ARCHITECTURE parity_dataflow OF parity IS
```

```
SIGNAL xor_out: STD_LOGIC_VECTOR (6 DOWNTO 1);
```

```
BEGIN
```

```
    xor_out(1) <= parity_in(0) XOR parity_in(1);
```

```
    G1: FOR i IN 2 TO 6 GENERATE
```

```
        xor_out(i) <= xor_out(i-1) XOR parity_in(i);
```

```
    END GENERATE;
```

```
    parity_out <= xor_out(6) XOR parity_in(7);
```

```
END parity_dataflow;
```




# For Generate Statement

---

## *For - Generate*

```
label:  
FOR identifier IN range GENERATE  
    {VHDL code}  
END GENERATE;
```

# PARITY: Block Diagram (2)



# PARITY: Architecture

---

ARCHITECTURE parity\_dataflow OF parity IS

SIGNAL xor\_out: STD\_LOGIC\_VECTOR (7 downto 0);

BEGIN

```
xor_out(0) <= parity_in(0);  
xor_out(1) <= xor_out(0) XOR parity_in(1);  
xor_out(2) <= xor_out(1) XOR parity_in(2);  
xor_out(3) <= xor_out(2) XOR parity_in(3);  
xor_out(4) <= xor_out(3) XOR parity_in(4);  
xor_out(5) <= xor_out(4) XOR parity_in(5);  
xor_out(6) <= xor_out(5) XOR parity_in(6);  
xor_out(7) <= xor_out(6) XOR parity_in(7);  
parity_out <= xor_out(7);
```

END parity\_dataflow;

# PARITY: Architecture (2)

---

```
ARCHITECTURE parity_dataflow OF parity IS
```

```
SIGNAL xor_out: STD_LOGIC_VECTOR (7 DOWNTO 0);
```

```
BEGIN
```

```
    xor_out(0) <= parity_in(0);
```

```
    G2: FOR i IN 1 TO 7 GENERATE
```

```
        xor_out(i) <= xor_out(i-1) XOR parity_in(i);
```

```
    END GENERATE;
```

```
    parity_out <= xor_out(7);
```


```
END parity_dataflow;
```

---

# Example 2

# Example 2

---



# A 4-to-1 Multiplexer

---

```
LIBRARY ieee ;  
USE ieee.std_logic_1164.all ;
```

```
ENTITY mux4to1 IS  
    PORT (      w0, w1, w2, w3  : IN      STD_LOGIC ;  
              s      : IN      STD_LOGIC_VECTOR(1 DOWNTO 0) ;  
              f      : OUT      STD_LOGIC ) ;  
END mux4to1 ;
```

```
ARCHITECTURE Dataflow OF mux4to1 IS  
BEGIN  
    WITH s SELECT  
        f <= w0 WHEN "00",  
          w1 WHEN "01",  
          w2 WHEN "10",  
          w3 WHEN OTHERS ;  
END Dataflow ;
```

# Straightforward code for Example 2

---

```
LIBRARY ieee ;
```

```
USE ieee.std_logic_1164.all ;
```

```
ENTITY mux16to1 IS
```

```
    PORT ( w      : IN      STD_LOGIC_VECTOR(0 TO 15) ;
```

```
          s      : IN      STD_LOGIC_VECTOR(3 DOWNT0 0) ;
```

```
          f      : OUT     STD_LOGIC ) ;
```

```
END mux16to1 ;
```



# Straightforward code for Example 2

---

ARCHITECTURE Structure OF mux16to1 IS

```
COMPONENT mux4to1
  PORT ( w0, w1, w2, w3      : IN      STD_LOGIC ;
         s                   : IN      STD_LOGIC_VECTOR(1 DOWNTO 0) ;
         f                   : OUT      STD_LOGIC ) ;
END COMPONENT ;
```

```
SIGNAL m : STD_LOGIC_VECTOR(0 TO 3) ;
```

BEGIN

```
Mux1: mux4to1 PORT MAP ( w(0), w(1), w(2), w(3), s(1 DOWNTO 0), m(0) ) ;
Mux2: mux4to1 PORT MAP ( w(4), w(5), w(6), w(7), s(1 DOWNTO 0), m(1) ) ;
Mux3: mux4to1 PORT MAP ( w(8), w(9), w(10), w(11), s(1 DOWNTO 0), m(2) ) ;
Mux4: mux4to1 PORT MAP ( w(12), w(13), w(14), w(15), s(1 DOWNTO 0), m(3) ) ;
Mux5: mux4to1 PORT MAP ( m(0), m(1), m(2), m(3), s(3 DOWNTO 2), f ) ;
```

```
END Structure ;
```

# Modified code for Example 2

---

ARCHITECTURE Structure OF mux16to1 IS

```
COMPONENT mux4to1
  PORT ( w0, w1, w2, w3      : IN      STD_LOGIC ;
         s                  : IN      STD_LOGIC_VECTOR(1 DOWNTO 0) ;
         f                  : OUT     STD_LOGIC ) ;
END COMPONENT ;
```

```
SIGNAL m : STD_LOGIC_VECTOR(0 TO 3) ;
```

BEGIN

```
G1: FOR i IN 0 TO 3 GENERATE
```

```
  Muxes: mux4to1 PORT MAP (
```

```
    w(.....), w(.....), w(.....), w(.....), s(.....), m(.....) ) ;
```

```
END GENERATE ;
```

```
Mux5: mux4to1 PORT MAP ( m(0), m(1), m(2), m(3), s(3 DOWNTO 2), f ) ;
```

```
END Structure ;
```

# Modified code for Example 2

---

ARCHITECTURE Structure OF mux16to1 IS

```
COMPONENT mux4to1
  PORT ( w0, w1, w2, w3      : IN      STD_LOGIC ;
         s                   : IN      STD_LOGIC_VECTOR(1 DOWNTO 0) ;
         f                   : OUT     STD_LOGIC ) ;
END COMPONENT ;
```

```
SIGNAL m : STD_LOGIC_VECTOR(0 TO 3) ;
```

BEGIN

```
G1: FOR i IN 0 TO 3 GENERATE
```

```
  Muxes: mux4to1 PORT MAP (
```

```
    w(4*i), w(4*i+1), w(4*i+2), w(4*i+3), s(1 DOWNTO 0), m(i) ) ;
```

```
END GENERATE ;
```


```
Mux5: mux4to1 PORT MAP ( m(0), m(1), m(2), m(3), s(3 DOWNTO 2), f ) ;
```

```
END Structure ;
```

---

# Example 3

# Example 3



# A 2-to-4 binary decoder

---

```
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY dec2to4 IS
    PORT ( w      : IN      STD_LOGIC_VECTOR(1 DOWNTO 0) ;
          En     : IN      STD_LOGIC ;
          y      : OUT     STD_LOGIC_VECTOR(3 DOWNTO 0) ) ;
END dec2to4 ;

ARCHITECTURE Dataflow OF dec2to4 IS
    SIGNAL Enw : STD_LOGIC_VECTOR(2 DOWNTO 0) ;
BEGIN
    Enw <= En & w ;
    WITH Enw SELECT
        y <= "0001" WHEN "100",
            "0010" WHEN "101",
            "0100" WHEN "110",
            "1000" WHEN "111",
            "0000" WHEN OTHERS ;
END Dataflow ;
```

# VHDL code for Example 3 (1)

---

```
LIBRARY ieee ;  
USE ieee.std_logic_1164.all ;  
  
ENTITY dec4to16 IS  
    PORT (w      : IN      STD_LOGIC_VECTOR(3 DOWNTO 0) ;  
          En     : IN      STD_LOGIC ;  
          y      : OUT     STD_LOGIC_VECTOR(15 DOWNTO 0) ) ;  
END dec4to16 ;
```

# VHDL code for Example 3 (2)

---

ARCHITECTURE Structure OF dec4to16 IS

```
COMPONENT dec2to4
  PORT ( w      : IN      STD_LOGIC_VECTOR(1 DOWNTO 0) ;
        En     : IN      STD_LOGIC ;
        y      : OUT     STD_LOGIC_VECTOR(3 DOWNTO 0) ) ;
END COMPONENT ;
```

```
SIGNAL m : STD_LOGIC_VECTOR(3 DOWNTO 0) ;
```

BEGIN

```
Dec_r0: dec2to4 PORT MAP ( w(1 DOWNTO 0), m(0), y(3 DOWNTO 0) );
Dec_r1: dec2to4 PORT MAP ( w(1 DOWNTO 0), m(1), y(7 DOWNTO 4) );
Dec_r2: dec2to4 PORT MAP ( w(1 DOWNTO 0), m(2), y(11 DOWNTO 8) );
Dec_r3: dec2to4 PORT MAP ( w(1 DOWNTO 0), m(3), y(15 DOWNTO 12) );
Dec_left: dec2to4 PORT MAP ( w(3 DOWNTO 2), En, m ) ;
```

```
END Structure ;
```



# VHDL code for Example 2 (2)

---

ARCHITECTURE Structure OF dec4to16 IS

```
COMPONENT dec2to4
  PORT ( w      : IN      STD_LOGIC_VECTOR(1 DOWNTO 0) ;
        En     : IN      STD_LOGIC ;
        y      : OUT     STD_LOGIC_VECTOR(3 DOWNTO 0) ) ;
END COMPONENT ;
```

```
SIGNAL m : STD_LOGIC_VECTOR(3 DOWNTO 0) ;
```

BEGIN

```
G1: FOR i IN 0 TO 3 GENERATE
```

```
  Dec_ri: dec2to4 PORT MAP ( w(.....), m(.....), y(.....) );
```

```
END GENERATE ;
```

```
Dec_left: dec2to4 PORT MAP ( w(3 DOWNTO 2), En, m ) ;
```

```
END Structure ;
```

# VHDL code for Example 2 (2)

---

ARCHITECTURE Structure OF dec4to16 IS

```
COMPONENT dec2to4
  PORT ( w      : IN      STD_LOGIC_VECTOR(1 DOWNTO 0) ;
        En     : IN      STD_LOGIC ;
        y      : OUT     STD_LOGIC_VECTOR(3 DOWNTO 0) ) ;
END COMPONENT ;
```

```
SIGNAL m : STD_LOGIC_VECTOR(3 DOWNTO 0) ;
```

BEGIN

```
G1: FOR i IN 0 TO 3 GENERATE
```

```
  Dec_ri: dec2to4 PORT MAP ( w(1 DOWNTO 0), m(i), y(4*i+3 DOWNTO 4*i) );
```

```
END GENERATE ;
```

```
Dec_left: dec2to4 PORT MAP ( w(3 DOWNTO 2), En, m ) ;
```

```
END Structure ;
```


---

## **Example 4**

# **Up-or-down Free Running Counter**

# Up-or-down Free Running Counter

---



# Up-or-down Free Running Counter (1)

---

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity up_or_down_counter is
  generic(
    WIDTH: natural:=4;
    UP: natural:=0
  );

  port(
    clk, reset: in std_logic;
    q: out std_logic_vector(WIDTH-1 downto 0)
  );
end up_or_down_counter;
```

# Up-or-down Free Running Counter (2)

---

architecture mixed of up\_or\_down\_counter is

```
signal r_reg: unsigned(WIDTH-1 downto 0);  
signal r_next: unsigned(WIDTH-1 downto 0);
```

```
begin  
  -- register  
  process(clk, reset)  
  begin  
    if (reset='1') then  
      r_reg <= (others=>'0');  
    elsif rising_edge(clk) then  
      r_reg <= r_next;  
    end if;  
  end process;
```

# Up-or-down Free Running Counter (3)

---

```
-- next-state logic
inc_gen: -- incrementor
if UP=1 generate
    r_next <= r_reg + 1;
end generate;

dec_gen: --decrementor
if UP/=1 generate
    r_next <= r_reg - 1;
end generate;

-- output logic
q <= std_logic_vector(r_reg);

end mixed;
```

# Conditional Generate Statement

---

## *If - Generate*

```
label:  
IF boolean_expression GENERATE  
    {VHDL code}  
END GENERATE;
```



# New in VHDL-2008:

## More powerful **if-generate** statements

```
-- old coding style
label1: if condition
  generate
    -- first alternative
    ...
  end generate ;

label2: if not condition
  generate
    -- second alternative
    ...
  end generate ;
```



```
-- same thing in new style
label: if condition generate
  -- first alternative
  ...
else generate
  -- second alternative
  ...
end generate ;
```



# New in VHDL-2008:

## Full **If-generate** and **case-generate** syntax

```
-- syntax similar to
-- regular if clause
label: if condition1
  generate
    -- first alternative
    ...
elsif condition2 generate
  -- second alternative
  ...
  ...
else generate
  -- last default
  alternative
  ...
end generate ;
```

```
-- syntax similar to
-- regular case clauses
label: case
  tested_expression
  generate
    when choice1 =>
      -- first alternative
      ...
    when choice2 =>
      -- second alternative
      ...
    when others =>
      -- last default
      alternative
      ...
  end generate ;
```



# New in VHDL-2008:

## Example of case-generate statement

---

```
-- constant version_number : integer := 1 ;
constant version_number : integer := 2 ;
...
...
begin
gencase: case version_number generate
  when 1 =>
    U1: comp1 port map( resetN , clk, din , dout ) ;
  when 2 =>
    U2: comp2 port map( resetN , clk, din , dout ) ;
  when others =>
    assert false
      report "Incorrect version number"
      severity error ;
end generate ;
```




---

## Example 5

# Up-**and**-down Free Running Counter

# Up-and-down Free Running Counter



# Up-and-down Free Running Counter (1)

---

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity up_and_down_counter is
  generic(WIDTH: natural:=4);
  port(
    clk, reset: in std_logic;
    mode: in std_logic;
    q: out std_logic_vector(WIDTH-1 downto 0)
  );
end up_and_down_counter;
```

# Up-and-down Free Running Counter (2)

---

architecture arch of up\_and\_down\_counter is

```
signal r_reg: unsigned(WIDTH-1 downto 0);  
signal r_next: unsigned(WIDTH-1 downto 0);
```

```
begin  
  -- register  
  process(clk,reset)  
  begin  
    if (reset='1') then  
      r_reg <= (others=>'0');  
    elsif rising_edge(clk) then  
      r_reg <= r_next;  
    end if;  
  
  end process;
```

---

# Up-and-down Free Running Counter (3)

---

-- next-state logic

**r\_next <= r\_reg + 1 when mode='1' else  
r\_reg - 1;**

-- output logic

q <= std\_logic\_vector(r\_reg);

end arch;




---

# **Example 6**


## **Variable Rotator**

# Example 3: Variable rotator - Interface

---



# Block diagram



# VHDL code for a 16-bit 2-to-1 Multiplexer

---

```
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY mux2to1_16 IS
    PORT (
        w0      : IN      STD_LOGIC_VECTOR(15 DOWNTO 0);
        w1      : IN      STD_LOGIC_VECTOR(15 DOWNTO 0);
        s       : IN      STD_LOGIC ;
        f       : OUT     STD_LOGIC_VECTOR(15 DOWNTO 0) );
END mux2to1_16 ;

ARCHITECTURE dataflow OF mux2to1_16 IS
BEGIN
    f <= w0 WHEN s = '0' ELSE w1 ;
END dataflow ;
```











# VHDL code for for a fixed 16-bit rotator

---

```
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY fixed_rotator_left_16 IS
    GENERIC ( L : INTEGER := 1);
    PORT (   a           : IN      STD_LOGIC_VECTOR(15 DOWNTO 0);
           y           : OUT      STD_LOGIC_VECTOR(15 DOWNTO 0) );
END fixed_rotator_left_16 ;

ARCHITECTURE dataflow OF fixed_rotator_left_16 IS
BEGIN
    y <= a(15-L downto 0) & a(15 downto 15-L+1);
END dataflow ;
```

# Structural VHDL code for for a variable 16-bit rotator (1)

---


```
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY variable_rotator_16 IS
    PORT(
        A : IN STD_LOGIC_VECTOR(15 downto 0);
        B : IN STD_LOGIC_VECTOR(3 downto 0);
        C : OUT STD_LOGIC_VECTOR(15 downto 0)
    );
END variable_rotator_16;

ARCHITECTURE structural OF variable_rotator_16 IS

    TYPE array16 IS ARRAY (0 to 4) OF STD_LOGIC_VECTOR(15 DOWNT0 0);
    SIGNAL A1 : array16;
    SIGNAL Ar : array16;
```

# Block diagram



# Structural VHDL code for for a variable 16-bit rotator (2)

---

```
BEGIN
  A1(0) <= A;

  G:
  FOR i IN 0 TO 3 GENERATE
    ROT_I: ENTITY work.fixed_rotator_left_16(dataflow)
      GENERIC MAP (L => ..... )
      PORT MAP ( a => ..... ,
                y => ..... );
    MUX_I: ENTITY work.mux2to1_16(dataflow)
      PORT MAP (w0 => ..... ,
                w1 => ..... ,
                s  => ..... ,
                f  => ..... );
  END GENERATE;

  C <= A1(4);

END structural;
```

# Structural VHDL code for for a variable 16-bit rotator (2)

---

```
BEGIN
  A1(0) <= A;


  G:
  FOR i IN 0 TO 3 GENERATE
    ROT_I: ENTITY work.fixed_rotator_left_16(dataflow)
      GENERIC MAP (L => 2** i)
      PORT MAP ( a => A1(i) ,
                y => Ar(i));
    MUX_I: ENTITY work.mux2to1_16(dataflow)
      PORT MAP (w0 => A1(i),
                w1 => Ar(i),
                s  => B(i),
                f  => A1(i+1));

  END GENERATE;

  C <= A1(4);

END structural;
```

# Block diagram



# Dataflow VHDL code for for a variable 16-bit rotator (3)

---

```
BEGIN
```

```
    Al(0) <= A;
```

```
    G:
```

```
    FOR i IN 0 TO 3 GENERATE
```

```
        Ar(i) <= .....;
```

```
        Al(i+1) <= .....;
```

```
    END GENERATE;
```

```
    C <= Al(4);
```

```
END dataflow;
```

# Dataflow VHDL code for for a variable 16-bit rotator (3)

---

```
BEGIN
```

```
  Al(0) <= A;
```

```
  G:
```

```
  FOR i IN 0 TO 3 GENERATE
```

```
    Ar(i) <= Al(i)(15-2**i downto 0) & Al(i)(15 downto 15-2**i+1);
```

```
    Al(i+1) <= Al(i) when B(i)='0' else Ar(i);
```

```
  END GENERATE;
```

```
  C <= Al(4);
```

```
END dataflow;
```



# Unconstrained Array Types



High Performance

CoolClock

Low Power

Unconstrained Array Types

# Predefined Unconstrained Array Types

---

## Predefined

bit\_vector

array of bits

string

array of characters

# Predefined Unconstrained Array Types

---

Defined in the `std_logic_1164` package:

```
type std_logic_vector is array (natural range <>)
  of std_logic;
```

# User-defined Unconstrained Array Types

---

type std\_logic\_2d is

array(integer range <>, integer range <>) of std\_logic;

signal s1: std\_logic\_2d(3 downto 0, 5 downto 0);

signal s2: std\_logic\_2d(15 downto 0, 31 downto 0);

signal s3: std\_logic\_2d(7 downto 0, 1 downto 0);

# User-defined Unconstrained Array Type in a package

---

```
use work.util_pkg.all;
```

```
entity ....
```

```
  generic (
```

```
    ROW: natural;
```

```
    COL: natural)
```

```
  );
```

```
  port (
```

```
    p1: in std_logic_2d(ROW-1 downto 0, COL-1 downto 0);
```

```
    .....
```

```
  )
```

```
architecture
```

```
  signal s1: std_logic_2d(ROW-1 downto 0, COL-1 downto 0);
```

# Array-of-Arrays Data Type

---

```
constant ROW : natural := 4;
constant COL : natural := 6;
type sram_row_by_col is array (ROW -1 downto 0) of
    std_logic_vector(COL - 1 downto 0);
```

.....

```
signal t1: sram_row_by_col;
signal v1: std_logic_vector(COL-1 downto 0);
signal b1: std_logic;
```

.....

```
t1 <= ("000101", "101001", others => (others => '0'));
b1 <= t1(3)(0);
v1 <= t1(2);
```

# Attributes of Arrays and Array Types



High Performance

CoolClock

Low Power

Low Power



# Array Attributes

---

- $A'_{\text{left}}(N)$  left bound of index range of dimension  $N$  of  $A$
- $A'_{\text{right}}(N)$  right bound of index range of dimension  $N$  of  $A$
- $A'_{\text{low}}(N)$  lower bound of index range of dimension  $N$  of  $A$
- $A'_{\text{high}}(N)$  upper bound of index range of dimension  $N$  of  $A$
- $A'_{\text{range}}(N)$  index range of dimension  $N$  of  $A$
- $A'_{\text{reverse\_range}}(N)$  reversed index range of dimension  $N$  of  $A$
- $A'_{\text{length}}(N)$  length of index range of dimension  $N$  of  $A$
- $A'_{\text{ascending}}(N)$  true if index range of dimension  $N$  of  $A$  is an ascending range, false otherwise



# Array Attributes - Examples

---

**type A is array (1 to 4, 31 downto 0);**

A'left(1) =

A'right(2) =

A'low(1) =

A'high(2) =

A'range(1) =

A'length(2) =

A'ascending(2) =

# Array Attributes - Examples

---

**type A is array (1 to 4, 31 downto 0);**

A'left(1) = 1  
A'right(2) = 0  
A'low(1) = 1  
A'high(2) = 31  
A'range(1) = 1 **to** 4  
A'length(2) = 32  
A'ascending(2) = false


# Unconstrained PARITY Generator (1)

---

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY parity IS
    PORT(
        parity_in : IN STD_LOGIC_VECTOR;
        parity_out : OUT STD_LOGIC
    );
END parity;
```

# PARITY: Block Diagram (2)



# Unconstrained PARITY Generator (2)

---

```
ARCHITECTURE parity_dataflow OF parity IS
CONSTANT width: natural := parity_in'length;
SIGNAL xor_out: STD_LOGIC_VECTOR (width-1 DOWNTO 0);

BEGIN

    xor_out(0) <= parity_in(0);

    G2: FOR i IN 1 TO width-1 GENERATE
        xor_out(i) <= xor_out(i-1) XOR parity_in(i);
    END GENERATE G2;

    parity_out <= xor_out(width-1);

END parity_dataflow;
```

# Unconstrained PARITY Generator (3)

---

Will the previous code work for the following types of signal parity\_in?

```
std_logic_vector(7 downto 0);  
std_logic_vector(0 to 7);  
std_logic_vector(15 downto 8);  
std_logic_vector(8 to 15);
```

# Unconstrained PARITY Generator (3)

---

```
ARCHITECTURE parity_dataflow OF parity IS
SIGNAL xor_out: STD_LOGIC_VECTOR (parity_in'range);

BEGIN

    xor_out(0) <= parity_in(parity_in'low);

    G2: FOR i IN parity_in'low+1 TO parity_in'high GENERATE
        xor_out(i) <= xor_out(i-1) XOR parity_in(i);
    END GENERATE G2;

    parity_out <= xor_out(parity_in'high);

END parity_dataflow;
```