

ECE 448

Lecture 19b

I/O Register Map of an MMIO Core

Part 2: Simplified Address Decoding

Developing a software/hardware implementation using an FPro system

Conceptual Design:

C1. Software/hardware partitioning

C2. I/O register map of the IP core

Hardware Design:

H1. Basic circuit performing the required functionality

* datapath * controller * top-level * functional verification

H2. A wrapper matching the interface of an MMIO core

* design adjustments * coding * functional verification


Software Design:

S1. Software driver

* declarations (.h) * implementations (.cpp) * testing

S2. Application based on functions of custom and standard cores

Interface of an MMIO Core




Class Exercise Specification

Task:

Draw a detailed internal block diagram of an FPro MMIO unit with the standard interface and the Memory & I/O Register Map shown on the next page

Address

Data



Assumptions

- Registers must be implemented using actual registers, not memory. Register RegA can be written to and read from.
- CounterA is a 3-bit counter, CounterB is an 8-bit counter. Writing to a counter initializes this counter, reading from a counter, reads its current value.
Assume that initializing a counter requires only asserting Id.
- GoA and GoB and 1-bit write-only flags located at the two most significant bit locations at address 4.
- DoneA and DoneB and 1-bit read-only flags located at the two least significant bit locations at address 4.

Address Decoding

16 8 4 2 1
addr 43210
min 00000
max 00011
MemA 000xx

16 8 4 2 1
addr 43210
min 11000
max 11111
MemB 11xxx

43210 addr
000xx MemA
00100 GGDD
00101 RegA
00110 CounterA
00111 CounterB
11xxx MemB

Exact Address Decoding for Writing

43210	addr
000 xx	MemA
00100	GGDD
00101	RegA
00110	CounterA
00111	CounterB
11xxx	MemB

Simplified Address Decoding for Writing

43210	addr
000xx	MemA
00100	GGDD
00101	RegA
00110	CounterA
00111	CounterB
11xxx	MemB

Exact Address Decoding for Reading

43210	addr
000xx	MemA
00100	GGDD
00101	RegA
00110	CounterA
00111	CounterB
11xxx	MemB

Simplified Address Decoding for Reading

4	3	2	1	0	addr
0	0	0	xx		MemA
0	0	1	00		GGDD
0	0	1	01		RegA
0	0	1	10		CounterA
0	0	1	11		CounterB
1	1	xxx			MemB

Approach 2



Simplified Address Decoding

Exact Address Decoding for Writing

43210	addr
000 xx	MemA
00100	GGDD
00101	RegA
00110	CounterA
00111	CounterB
11xxx	MemB

MemB

EXACT





SIMPLIFIED

Simplified Address Decoding for Writing


43210	addr
000xx	MemA
00100	GGDD
00101	RegA
00110	CounterA
00111	CounterB
11xxx	MemB

MemB

EXACT



SIMPLIFIED





Exact Address Decoding for Writing

43210	addr
000 xx	MemA
00100	GGDD
00101	RegA
00110	CounterA
00111	CounterB
11xxx	MemB

GoA, GoB, RegA, CounterA, and CounterB

EXACT





SIMPLIFIED

Simplified Address Decoding for Writing


43210	addr
000xx	MemA
00100	GGDD
00101	RegA
00110	CounterA
00111	CounterB
11xxx	MemB

GoA, GoB, RegA, and CounterB

EXACT



SIMPLIFIED




Exact Address Decoding for Reading


43210	addr
000xx	MemA
00100	GGDD
00101	RegA
00110	CounterA
00111	CounterB
11xxx	MemB

GoA, GoB, RegA, CounterA, and CounterB

EXACT




Output MUX



Simplified Address Decoding for Reading

4	3	2	1	0	addr
0	0	0	xx		MemA
0	0	1	0	0	GGDD
0	0	1	0	1	RegA
0	0	1	1	0	Counter_A
0	0	1	1	1	Counter_B
1	1	xxx			MemB

GoA, GoB, RegA, CounterA, and CounterB



Output MUXEs

SIMPLIFIED

