

# ECE 448

## Lecture 20

### Software/Hardware Co-design Using the FPro System

#### Part 3:

### I/O Register Map & a Wrapper of the Sorting Core

# Developing a software/hardware implementation using an FPro system

---

## Conceptual Design:

C1. Software/hardware partitioning

**C2. I/O register map of the IP core**

## Hardware Design:

H1. Basic circuit performing the required functionality

\* datapath \* controller \* top-level \* functional verification

**H2. A wrapper matching the interface of an MMIO core**

\* design adjustments \* coding \* functional verification

## Software Design:

S1. Software driver

\* declarations (.h) \* implementations (.cpp) \* testing

S2. Application based on functions of custom and standard cores

---

# Setting Size of Memory to Initialize & Sort

$$SW3..SW0=k=\log_2 N,$$

where N= number of elements to initialize and sort

k	N	w
4	16	8
8	256	8
9	512	16
10	1024	16
11	2048	16
12	4096	16
13	8192	16

# Setting Size of Memory to Initialize & Sort

## Suggested values:

1. Debugging:  $k=4$   
N=16 elements of the width  $w=8$  bits
2. Demo:  $k=4$  and  $k=8$   
N=16 and N=256 elements of the width  $w=8$  bits
3. Timing measurements:  $k=9..13$   
from N=512 to N=8192 elements of the width  $w=16$  bits

# Developing a software/hardware implementation using an FPro system

---

## Conceptual Design:

C1. Software/hardware partitioning

C2. I/O register map of the IP core

## Hardware Design:

H1. Basic circuit performing the required functionality

\* datapath \* controller \* top-level \* functional verification

H2. A wrapper matching the interface of an MMIO core

\* design adjustments \* coding \* functional verification

## Software Design:


S1. Software driver

\* declarations (.h) \* implementations (.cpp) \* testing


S2. Application based on functions of custom and standard cores


---

# Sorting



# Sorting







# Developing a software/hardware implementation using an FPro system

## Conceptual Design:

C1. Software/hardware partitioning

**C2. I/O register map of the IP core**

## Hardware Design:

H1. Basic circuit performing the required functionality

\* datapath \* controller \* top-level \* functional verification

**H2. A wrapper matching the interface of an MMIO core**

\* design adjustments \* coding \* functional verification


## Software Design:

S1. Software driver


\* declarations (.h) \* implementations (.cpp) \* testing

S2. Application based on functions of custom and standard cores

# Interface of every MMIO Core



# Data Transfer



# Artix-7 FPGA Family

Device	Logic Cells	Configurable Logic Blocks (CLBs)		DSP48E1 Slices <sup>(2)</sup>	Block RAM Blocks <sup>(3)</sup>			CMTs <sup>(4)</sup>	PCIe <sup>(5)</sup>	GTPs	XADC Blocks	Total I/O Banks <sup>(6)</sup>	Max User I/O <sup>(7)</sup>
		Slices <sup>(1)</sup>	Max Distributed RAM (Kb)		18 Kb	36 Kb	Max (Kb)						
XC7A15T	16,640	2,600	200	45	50	25	900	5	1	4	1	5	250
XC7A35T	33,280	5,200	400	90	100	50	1,800	5	1	4	1	5	250
XC7A50T	52,160	8,150	600	120	150	75	2,700	5	1	4	1	5	250
XC7A75T	75,520	11,800	892	180	210	105	3,780	6	1	8	1	6	300
XC7A100T	101,440	15,850	1,188	240	270	135	4,860	6	1	8	1	6	300
XC7A200T	215,360	33,650	2,888	740	730	365	13,140	10	1	16	1	10	500

**400 kbits = 50 kbytes**


**1800 kbits = 225 kbytes**

**- 128 kbytes (used by MicroBlaze)**

---


**97 kbytes**

# Location of Block RAMs



Graphics based on The Design Warrior's Guide to FPGAs  
Devices, Tools, and Flows. ISBN 0750676043  
Copyright © 2004 Mentor Graphics Corp. (www.mentor.com)

# Location of Distributed RAM



Graphics based on The Design Warrior's Guide to FPGAs  
Devices, Tools, and Flows. ISBN 0750676043  
Copyright © 2004 Mentor Graphics Corp. (www.mentor.com)

# Developing a software/hardware implementation using an FPro system

---

## Conceptual Design:

C1. Software/hardware partitioning

**C2. I/O register map of the IP core**

## Hardware Design:

H1. Basic circuit performing the required functionality

\* datapath \* controller \* top-level \* functional verification

H2. A wrapper matching the interface of an MMIO core

\* design adjustments \* coding \* functional verification

## Software Design:


S1. Software driver

\* declarations (.h) \* implementations (.cpp) \* testing

S2. Application based on functions of custom and standard cores


---

# Data Transfer





# Interface of every MMIO Core



# I/O Register Map of the Sorting Core

		31	15 ...	2	1	0		
MEMW_ri_REG	0				MEM		W	
MEMR_ri_REG	1				MEM		r	
N_REG	2				N		W	
CTRL_REG	3				rw	init	s	W
STATUS_REG	4						Done	r

Writing to MEMW\_ri\_REG : Writing to MEM[ri] & ri++

Reading from MEMR\_ri\_REG : Reading from MEM[ri] & ri++

Writing to NREG\_REG : Initializing N

Reading from STATUS\_REG : Reading Done

	rw	init	s	
Writing to CRTL_REG:	0	0	1	Set s=1 : computations
	0	0	0	Set s=0 : initialization/readout
	1	1	0	Set ri=0 and WrInit_r=1 : start initialization
	0	1	0	Set ri=0 and Rd_r=1 : start readout

# Address Decoding

43210

00000 MEMW\_ri\_REG

00001 MEMR\_ri\_REG

00010 N\_REG

00011 CTRL\_REG


00100 STATUS\_REG

# Simplified Address Decoding for Writing

43210	
00000	MEMW_ri_REG
<del>00001</del>	<del>MEMR_ri_REG</del>
00010	N_REG
00011	CTRL_REG
<del>00100</del>	<del>STATUS_REG</del>

# Simplified Address Decoding for Reading

43210	
<del>00000</del>	<del>MEMW_ri_REG</del>
00001	MEMR_ri_REG
<del>00010</del>	<del>N_REG</del>
<del>00011</del>	<del>CTRL_REG</del>
00100	STATUS_REG



# Developing a software/hardware implementation using an FPro system

## Conceptual Design:

C1. Software/hardware partitioning

C2. I/O register map of the IP core

## Hardware Design:

H1. Basic circuit performing the required functionality

\* datapath \* controller \* top-level \* functional verification

H2. A wrapper matching the interface of an MMIO core

\* design adjustments \* coding \* functional verification

## Software Design:

S1. Software driver

\* declarations (.h) \* implementations (.cpp) \* testing

S2. Application based on functions of custom and standard cores

# IO Register Map of the Sorting Core

		31	15 ...	2	1	0	
MEMW_ri_REG	0				MEM		W
MEMR_ri_REG	1				MEM		r
N_REG	2				N		W
CTRL_REG	3				rw	init	s
STATUS_REG	4						Done


Writing to MEMW\_ri\_REG : Writing to MEM[ri] & ri++

Reading from MEMR\_ri\_REG : Reading from MEM[ri] & ri++

Writing to NREG\_REG : Initializing N

Reading from STATUS\_REG : Reading Done

	rw	init	s	
Writing to CRTL_REG:	0	0	1	Set s=1 : computations
	0	0	0	Set s=0 : initialization/readout
	1	1	0	Set ri=0 and WrInit_r=1 : start initialization
	0	1	0	Set ri=0 and Rd_r=1 : start readout





# IO Register Map of the Sorting Core

		31	15 ...	2	1	0		
MEMW_ri_REG	0				MEM		W	
MEMR_ri_REG	1				MEM		r	
N_REG	2				N		W	
CTRL_REG	3				rw	init	s	W
STATUS_REG	4						Done	r


Writing to MEMW\_ri\_REG : Writing to MEM[ri] & ri++

Reading from MEMR\_ri\_REG : Reading from MEM[ri] & ri++

Writing to NREG\_REG : Initializing N

Reading from STATUS\_REG : Reading Done

	rw	init	s	
Writing to CRTL_REG:	0	0	1	Set s=1 : computations
	0	0	0	Set s=0 : initialization/readout
	1	1	0	Set ri=0 and WrInit_r=1 : start initialization
	0	1	0	Set ri=0 and Rd_r=1 : start readout



# IO Register Map of the Sorting Core

		31	15 ...		2	1	0	
MEMW_ri_REG	0	MEM						W
MEMR_ri_REG	1	MEM						r
N_REG	2	N						W
CTRL_REG	3				rw	init	s	W
STATUS_REG	4						Done	r


Writing to MEMW\_ri\_REG : Writing to MEM[ri] & ri++


Reading from MEMR\_ri\_REG : Reading from MEM[ri] & ri++

Writing to NREG\_REG : Initializing N

Reading from STATUS\_REG : Reading Done

	rw	init	s	
Writing to CRTL_REG:	0	0	1	Set s=1 : computations
	0	0	0	Set s=0 : initialization/readout
	1	1	0	Set ri=0 and WrInit_r=1 : start initialization
	0	1	0	Set ri=0 and Rd_r=1 : start readout






Output	cs	write	read	addr <sub>2..0</sub>	wr_data <sub>2..0</sub>
WrN=1	1	1	0	010	---
Wrs=1	1	1	0	011	-0-
Wrl=1	1	1	0	011	-10
WrMem=1	1	1	0	000	---
RdMem=1	1	0	1	001	---
RdStatus=1	1	0	1	100	---


Eri = WrMem or RdMem

Lri = Wrl


# ASM Chart



# Interface





# Interface with the division into the Datapath and Controller w/o a Wrapper






# Interface with the division into the Datapath and Controller with a Wrapper





# Dual-port RAM with Synchronous Read




# True Dual-Port Block RAM with Two Write Ports

---

```
library IEEE;
use IEEE.std_logic_1164.all;
use ieee.numeric_std.all;

entity dpram is
    port(
        clk      : in  std_logic;
        wea      : in  std_logic;
        web      : in  std_logic;
        addra    : in  std_logic_vector(12 downto 0);
        addrb    : in  std_logic_vector(12 downto 0);
        dina     : in  std_logic_vector(15 downto 0);
        dinb     : in  std_logic_vector(15 downto 0);
        douta    : out std_logic_vector(15 downto 0);
        doutb    : out std_logic_vector(15 downto 0)
    );
end dpram;
```

# Block RAM Waveforms – NO\_CHANGE mode



DS099-2\_16\_030403

# Dual-Port Block RAM in NO\_CHANGE mode (1)

---

architecture behavioral of dpram is

```
type ram_type is array (0 to 2**13-1) of std_logic_vector(15 downto 0);  
shared variable RAM : ram_type := (others => (others => '0'));
```

```
begin  
  process (clk)  
    begin  
      if rising_edge(clk) then  
        if (wea = '1') then  
          RAM(to_integer(unsigned(addr_a))) := dina;  
        else  
          dout_a <= RAM(to_integer(unsigned(addr_a)));  
        end if;  
      end if;  
    end process;
```

# Dual-Port Block RAM in NO\_CHANGE mode (2)

---

```
process (clk)
begin
  if rising_edge(clk) then
    if (web = '1') then
      RAM(to_integer(unsigned(addrb))) := dinb;
    else
      doutb <= RAM(to_integer(unsigned(addrb)));
    end if;
  end if;
end process;

end behavioral;
```