


Timing Analysis – Class Exercise 1

Block diagram of a Sequential Unsigned Multiplier (SEQ_UMUL), implementing the Shift-and-Add algorithm is shown below:



Assume the following timing parameters of basic components:

$$d_{REG} = d_{SRR} = d_{clk-q} = 1 \text{ ns}$$

$$d_{AND} = 2 \text{ ns}$$

$$d_{MUX} = 3 \text{ ns}$$

$$d_{ADD}(LSB(x), LSB(y) \Rightarrow cout, k) = 2 + 2 \cdot k \text{ ns}$$

$$d_{ADD}(LSB(x), LSB(y) \Rightarrow MSB(s), k) = 4 + 2 \cdot k \text{ ns}$$

$$t_{setup} = 1 \text{ ns.}$$

Tasks:

Determine the critical path of this circuit for $k=4$.

Calculate:

1. Critical path delay
2. Minimum clock period
3. Maximum clock frequency
4. Slack for the target clock frequency equal to 50 MHz.

Solutions:

a)

Critical path delay (ns) =

$$\begin{aligned} & d_{\text{SRR}} + d_{\text{AND}} + d_{\text{ADD}}(\text{LSB}(x), \text{LSB}(y) \Rightarrow \text{MSB}(s), 4) + d_{\text{MUX}} + t_{\text{setup}} = \\ &= 1 + 2 + 4 + 2 \cdot 4 + 3 + 1 = \\ &= 19 \end{aligned}$$

b) Minimum clock period = 19 ns

c) Maximum clock frequency = $1/19 \text{ ns} = 1000/19 \text{ MHz} = 52.6 \text{ MHz}$

d) Slack = $20 \text{ ns} - 19 \text{ ns} = 1 \text{ ns}$